## **CLAIMS**

Having thus described our invention in detail, what we claim is new and desire to secure by the Letters PATENT is:

1 1. A method of forming a sub-0.1 µm channel length MOSFET which comprises the 2 steps of: 3 4 forming a planar structure comprising a Si-containing substrate, a sacrificial oxide 5 layer located atop a surface of said Si-containing substrate, a patterned polysilicon 6 region located atop a portion of said sacrificial oxide layer and a dielectric material 7 abutting said patterned polysilicon region; 8 9 removing said patterned polysilicon region to provide an opening exposing a portion 10 of said sacrificial oxide layer and implanting ions into said Si-containing substrate to 11 form a device channel/body implant region, said device channel/body implant region 12 having a length less than 0.1 µm; 13 14 forming Si spacers on exposed vertical sidewalls of said dielectric material; 15 16 removing said exposed portion of sacrificial oxide layer utilizing a chemical oxide 17 removal etch to expose a surface of said Si-containing substrate; 18 19 forming a gate dielectric on the exposed surface of said Si-containing substrate and 20 oxidizing said Si spacers; 21 forming a recessed poly-gate region in said gate dielectric, said recessed poly-gate 22 23 having an oxide layer on an upper surface thereof;

- 25 laterally etching said oxidized Si spacers and portions of said dielectric material which
- are above said recessed poly-gate to provide an area which is wider than said recessed
- 27 poly-gate;

28

29 forming a gate conductor in said area and removing remaining dielectric material; and

- forming nitride spacers on exposed vertical sidewalls of said recessed poly-gate that
- 32 are beneath said gate conductor.
- 1 2. The method of Claim 1 wherein said patterned polysilicon region is removed by
- 2 chemical downstream etching or a KOH etching process.
- 1 3. The method of Claim 1 wherein said Si spacers are formed by deposition and
- 2 etching.
- 1 4. The method of Claim 1 wherein said chemical oxide removal etch is conducted in
- 2 the presence of a vapor containing HF and NH<sub>3</sub>.
- 5. The method of Claim 1 wherein said chemical oxide removal etch is conducted in a
- 2 plasma containing HF and NH<sub>3</sub>.
- 1 6. The method of Claim 1 wherein said gate dielectric is an oxide which is formed by
- 2 a thermal growing process.
- 7. The method of Claim 1 wherein said Si spacers are oxidized during formation of
- 2 said gate dielectric.
- 1 8. The method of Claim 1 wherein said lateral etching is performed utilizing a
- 2 chemical oxide removal etch.

- 9. The method of Claim 8 wherein said chemical oxide removal etch is conducted in
- 2 the presence of a vapor containing HF and NH<sub>3</sub>.
- 1 10. The method of Claim 8 wherein said chemical oxide removal etch is conducted in
- 2 a plasma containing HF and NH<sub>3</sub>.
- 1 11. A method of selectively removing an oxide layer from a structure, said method
- 2 comprising the steps of:

3

4 providing a semiconductor structure containing at least an oxide layer; and

5

- 6 selectively removing portions of said oxide layer utilizing a chemical oxide removal
- 7 etch which is conducted in the presence of a plasma containing HF and NH<sub>3</sub>.
- 1 12. The method of Claim 11 wherein said chemical oxide removal etch is performed
- at a pressure of about 6 millitorr or below.
- 1 13. The method of Claim 11 wherein said chemical oxide removal etch results in an
- 2 undercut region being formed in said structure.
- 1 14. A low-resistance T-gate MOSFET comprising

2

- 3 a Si-containing substrate comprising at least one device channel/body implant region
- 4 separating a source region from a drain region, said at least one device channel/body
- 5 implant region having a length of less than about 0.1 μm;

6

- 7 a gate dielectric located at least atop said device channel/body implant region, said
- 8 source region and said drain region;

- 10 a T-gate located atop a portion of said gate dielectric, said T-gate comprises a recessed
- bottom polysilicon region and an upper gate conductor region, said upper gate
- 12 conductor region has a width that is greater than a width of said bottom polysilicon
- 13 region; and

- 15 nitride spacers located on exposed vertical sidewalls of said bottom polysilicon region,
- said nitride spacers have an outer edge that is aligned with an outer edge of the upper
- 17 gate conductor region.
- 1 15. The low-resistance T-gate MOSFET of Claim 14 wherein said gate dielectric is an
- 2 oxide having a dielectric constant of about 3.0 or greater.
- 1 16. The low-resistance T-gate MOSFET of Claim 14 wherein said Si-containing
- 2 substrate is a component of a silicon-on-insulator wafer.
- 1 17. The low-resistance T-gate MOSFET of Claim 14 wherein said upper gate
- 2 conductor is composed of polysilicon, a conductive metal, a silicide or a combination
- 3 thereof.
- 1 18. The low-resistance T-gate MOSFET of Claim 17 wherein said upper gate
- 2 conductor is composed of a conductive metal.
- 1 19. The low-resistance T-gate MOSFET of Claim 14 wherein said upper gate
- 2 conductor is composed of W.
- 1 20. The low-resistance T-gate MOSFET of Claim 14 wherein said upper gate
- 2 conductor is comprised of a conductive stack including W located atop polySi.